




Contents lists available <http://www.kinnaird.edu.pk/>

Journal of Natural & Applied Sciences Pakistan

Journal homepage: <http://jnasp.kinnaird.edu.pk/>



A PROPOSED CIRCUIT OF DARLINGTON PAIR BASED ON TRIPLE JFET CONFIGURATION

Samia Maqsood^{1*}, Amna Khalid²

Department of Electrical Engineering, University of Engineering and Technology, Lahore¹, Department of Physics, Kinnaird College for Women, Lahore.

Article Info

*Corresponding Author

Tel:

Email Id: samia.maqsood@kinnaird.edu.pk

Abstract

With passage of time, fast and efficient communication with minimum loss of signal is a much-desired aspect in modern technology. Knowledge of increasing demand of smaller, portable and modern forms of technology allows space for consideration of ways to produce devices that are at small size scale and efficient. This research is based on Darlington Transistors because of its rising demand and important features like high current and voltage gain. Proposition of JFET based triple Darlington topology lies in the sector of new researches done to widen the horizon of researchers of the day to help look beyond and capture the next step ahead and predict what next inventions may be. Unlike the conventional Darlington pair, the voltage gain of triple Darlington is considerably high and it also improves the poor response at high frequencies.

Keywords: JFET (junction field effect transistor), BJT (bipolar junction transistor), Darlington pair transistor, Triple Darlington topology, PSpice, current gain, voltage gain.

1. INTRODUCTION

Amplification is one of the most important phenomena in electronics. There are several methods to achieve amplification. The device used for this purpose in most cases is a transistor, used to amplify, control and generate electrical power signals. This research is focused on amplification using Darlington pair. A conventional Darlington pair is composed of two identical BJT transistors connected such that the emitter of first transistor is connected with the base of other transistor and collectors are joined together as shown in fig 1. This is done to get a larger current gain; so that a small amount of current from the input can be used to drive a larger load. Second transistor amplifies the current from first transistors. Thus, Darlington pair provides a large current gain which is equal to the product of current gains of the individual transistors.

$$\text{Current gain of Darlington} = \beta_D = \beta_2 \beta_1 \quad (1)$$

The conventional Darlington pair has a major drawback that its frequency response exhibits poor response at large frequencies.[ref]The researchers have proposed a number of modifications in Darlington's configuration to overcome this problem.[ref]. In this research work, a new circuit is being presented which consists of three identical JFET (Junction Field Effect Transistors) to achieve better gain and frequency response. Furthermore different biasing resistances have been tries to get best possible voltage gain and current gain in the new proposed circuit. The proposed amplifier is well suited for the systems requiring high voltage gain and better response at high frequencies.T5his paper is described in four sections. First section gives the introduction of conventional Darlington pair and idea behind the proposed circuit. Section II provides the circuit description in detail. Section III contains the results and discussion and finally section IV concludes the proposed work.

II. CIRCUIT DESCRIPTION

Present work includes a comparison of two Darlington topologies; one with BJT Darlington

transistor and the other JFET based triple Darlington topology. BJT Darlington is the reference circuit while the JFET triple Darlington is the proposed circuit. BJT Darlington pair transistor uses two BJTs in the reference circuit as depicted in Fig. 1.




Fig. 1 Reference circuit of BJT Darlington pair

Whereas, as depicted in Fig. 2, the reference circuit that is Triple JFET based Darlington pair transistor contains not two but three identical JFETs. The three JFETs inflict the name Triple Darlington pair. Both circuits have bias resistances; R_A for reference and R_{AD} for proposed circuit.




Fig. 2 Proposed circuit of Triple JFET Darlington pair

PSpice simulation is being performed to pursue this research. Circuit designs of these amplifier use potential divider biasing methodology. All the observations are made using AC analysis for both circuits. Table 1 enlists all components.

Table 1 Components detail of Circuits.

Compon ents	Description	Conventiona l Circuit	Proposed Circuit
Q1, Q2:	NPN BJT	Q2N2222	-
J1,J2,J3	JFET	-	J2N4393
R _S	Source Resistance	1kΩ	250Ω
R ₁	Biasing Resistance	100kΩ	1.4MΩ
R ₄ , R _D	Drain biasing Resistance	100kΩ	2kΩ
RSR	Source biasing Resistance	1kΩ	10kΩ
R ₃	Additional biasing Resistance	-	9kΩ
R _L	Load Resistance	10kΩ	10kΩ
C ₁	Coupling capacitor	10uF	1uF
C2	Coupling capacitor	10uF	1uF
CSR	Source bypass capacitor	1uF	100uF
Vcc	Biasing voltage	+5V	18V
V ₁ ,V ₄	AC input signal	1V	10mV

III. RESULTS AND DISCUSSIONS

Fig 3 and fig 4 shows the voltage gain of conventional circuit and proposed circuit respectively. It can be seen clearly that the proposed circuit provides a considerable increase in voltage gain for a wide range of frequencies.




Fig. 3 Voltage gain of Conventional Darlington pair

At the input of 10mV provided at the AC voltage, the proposed Darlington pair transistor gives a voltage gain of about 10 while the frequency ranges from several Hz to several Mega Hz.




Fig. 4 Voltage gain of JFET triple Darlington pair

Current gain of proposed amplifier is also shown in Fig 5. The current gain gradually rises up to the value of 3k and then starts decaying from there and keeps decaying up till the range of Giga Hertz, in this case 120 GHz.




Fig. 5 Current gains of JFET triple Darlington pair

Bandwidth of the proposed circuit is 7.121391MHz which is appropriate for many electronic applications. Variations in values of biasing resistances R_{AD} for the proposed circuit give the response as per recorded in the table 2. Although, the best response recorded results from the biasing resistance of 1 Mega implemented in the circuit.

Table 2 Bias resistance R_{AD} variation response data

Values of R_{AD}	Voltage gain of proposed circuit AVG
1M Ω	10
100k Ω	7.2
10k Ω	6
1k Ω	4.96
100 Ω	1.77

The pictorial representation of responses of variations in R_{AD} are given in fig. 6 to fig 9.




Fig. 6 Proposed circuit voltage gain response with R_{AD} at 100k Ω




Fig. 7 Proposed circuit voltage gain response with R_{AD} at 10k Ω




Fig. 8 Proposed circuit voltage gain response with R_{AD} at $1k\Omega$,




Fig. 9 Proposed circuit voltage gain response with R_{AD} at 100Ω

IV. CONCLUSION

As compared with the reference circuit of standard BJT Darlington pair, the proposed triple JFET Darlington circuit gives much more efficient voltage gain of 10.15. Its current gain is 3k. Both gains are large for the input provided (10mV). The bandwidth for the proposed circuit is 7.121MHz which is better than BJT Darlington bandwidth. This supports the idea of practically putting into use the triple topology JFET based Darlington pair transistor. Increased biasing resistance R_{AD} value improves the value of both voltage and current gain.

REFERENCES

Mojab A, Mazumder S.
Design and Characterization of
High-Current Optical Darlington

- Transistor for Pulsed-Power Applications. IEEE Transactions on Electron Devices. 2017; 64(3):769-778.
- Shukla S, Singh R, Pandey B. Qualitative Analysis of Darlington pair Based Modified Small-Signal Amplifier. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering. 2015; 4(4).
- Shukla D, Srivastava S. A New Circuit Model of Small-Signal Amplifier using JFETs in Darlington pair Configuration. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering. 2013; 2(4).
- Ali M, Aminu A. Analysis of Darlington Pair in Distributed Amplifier Circuit. IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE). 2015;10(2):77-80.
- Srivastava S, Chaudhary N. Small-Signal Amplifier with MOSFET and BJT in Triple Darlington Configuration [Internet]. Rroj.com. 2018 [cited 12 January 2018].
- Sayed ElAhl A, Fahmi M, Mohammad S. Quantitative analysis of high frequency performance of modified Darlington pair.